## **Power MOSFET**

## 60 V, 44 m $\Omega$ , 20 A, Dual N-Channel

#### **Features**

- Small Footprint (5x6 mm) for Compact Designs
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- 175°C Operating Temperature
- NVMFD5485NLWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- This is a Pb-Free Device

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	60	V
Gate-to-Source Voltage	Э		$V_{GS}$	±20	V
Continuous Drain	Steady State	T <sub>C</sub> = 25°C	I <sub>D</sub>	19.5	Α
Current R <sub>0JC</sub> (Notes 1, 2, 4)		T <sub>C</sub> = 100°C		13.8	
Power Dissipation R <sub>θJC</sub> (Notes 1, 2)		T <sub>C</sub> = 25°C	$P_{D}$	38.5	W
		T <sub>C</sub> = 100°C		19.2	
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	5.3	Α
Current R <sub>θJA</sub> (Notes 1, 3 & 4)	Steady State	T <sub>A</sub> = 100°C		3.8	
Power Dissipation $R_{\theta JA}$ (Notes 1 & 3)		T <sub>A</sub> = 25°C	$P_{D}$	2.9	W
		T <sub>A</sub> = 100°C	l	1.4	
Pulsed Drain Current	$T_A = 25$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	113	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			I <sub>S</sub>	37	Α
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, V <sub>DD</sub> = 50 V, V <sub>GS</sub> = 10 V, $I_{L(pk)}$ = 25 A, L = 0.1 mH, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	31	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{\theta JC}$	3.9	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	52	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted to an ideal (infinite) heat sink.
- 3. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 4. Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle.





## ON Semiconductor®

### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
60 V	44 mΩ @ 10 V	20 A
	60 mΩ @ 4.5 V	20 A

#### **Dual N-Channel**





5485NL = Specific Device Code A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>		
NVMFD5485NLT1G	DFN8 (Pb-Free)	1500/ Tape & Reel		
NVMFD5485NLT3G	DFN8 (Pb-Free)	5000/ Tape & Reel		
NVMFD5485NLWFT1G	DFN8 (Pb-Free)	1500/ Tape & Reel		
NVMFD5485NLWFT3G	DFN8 (Pb-Free)	5000/ Tape & Reel		


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS						1	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	Reference to 25°C I <sub>D</sub> = 250 μA			67		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$			1.0	μΑ
		V <sub>DS</sub> = 60 V	$T_J = 125^{\circ}C$			10	
Gate-to-Source Leakage Current	$I_{GSS}$	$V_{DS} = 0 V, V_{GS} =$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	250 μΑ	1.5		2.5	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	Reference to 25°C I <sub>D</sub> = 250 µA			-4.86		mV/°C
Drain-to-Source On Resistance	o–Source On Resistance $R_{DS(on)}$ $V_{GS} = 10 \text{ V}, I_D = 15 \text{ A}$		= 15 A		33	44	mΩ
		$V_{GS} = 4.5 \text{ V}, I_{D}$	= 10 A		42	60	┥
CHARGES AND CAPACITANCES	•				•	•	•
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 25 V			560	1	pF
Output Capacitance	C <sub>oss</sub>				126		- '
Reverse Transfer Capacitance	C <sub>rss</sub>				58		
Total Gate Charge	Q <sub>G(TOT)</sub>				20		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = 10 \text{ V}, V_{DS}$	= 48 V,		0.52		1
Gate-to-Source Charge	Q <sub>GS</sub>	I <sub>D</sub> = 10 A			1.9		1
Gate-to-Drain Charge	$Q_{GD}$				7.9		1
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V},$ $I_D = 10 \text{ A}$			11.5		nC
SWITCHING CHARACTERISTICS (No	ote 6)					•	•
Turn-On Delay Time	t <sub>d(on)</sub>				9.5		ns
Rise Time	t <sub>r</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS}$	= 48 V,		26.6		1
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 10 \text{ A}, R_G = 2.5 \Omega$			27.8		
Fall Time	t <sub>f</sub>				23.7		
DRAIN-SOURCE DIODE CHARACTE	RISTICS					•	•
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.93	1.2	V
G		I <sub>S</sub> = 15 A	T <sub>J</sub> = 125°C		0.83		<b>1</b> ∣
Reverse Recovery Time	t <sub>RR</sub>				28.9		ns
Charge Time	t <sub>a</sub>	$V_{GS} = 0 \text{ V, } d_{IS}/d_{t} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 10 \text{ A}$			23.2		
Discharge Time	t <sub>b</sub>				5.6		
Reverse Recovery Charge	Q <sub>RR</sub>				35.5		nC
PACKAGE PARASITIC VALUES	•				•		•
Source Inductance	L <sub>S</sub>				0.93		nH
Drain Inductance	L <sub>D</sub>	T <sub>A</sub> = 25°C			0.005		1
Gate Inductance	L <sub>G</sub>				1.84		1
	R <sub>G</sub>				12	<b> </b>	1

<sup>5.</sup> Pulse Test: pulse width = 300  $\mu$ s, duty cycle  $\leq$  2%.
6. Switching characteristics are independent of operating junction temperatures.

### **TYPICAL CHARACTERISTICS**



### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

## **TYPICAL CHARACTERISTICS**





Figure 12. Thermal Response

#### PACKAGE DIMENSIONS

# DFN8 5x6, 1.27P Dual Flag (SO8FL-Dual)

CASE 506BT ISSUE E



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmati

## **PUBLICATION ORDERING INFORMATION**

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative